2+ Static timing analysis Jobs in India

We are hiring a Principal Engineer – Physical Design to lead end-to-end implementation of advanced-node SoCs (7nm and below), from RTL to GDSII.

Key Responsibilities:

• Lead SoC / full-chip physical design and integration
• Drive floorplanning, partitioning, and P&R (APR)
• Define chip-level architecture for performance, power, and area
• Own clocking strategy, power planning, and dataflow
• Handle IO ring design, bump planning, and package co-design
• Ensure physical verification closure (DRC, LVS, DFM)
• Develop and own P&R flows and methodologies
• Collaborate with cross-functional teams (architecture, RTL, packaging)
• Mentor junior engineers and lead execution

Requirements:

• 15+ years in VLSI Physical Design
• Experience in 7nm or below technology nodes
• Strong expertise in floorplanning, STA, and P&R
• Hands-on with tools like ICC2 / Innovus / PrimeTime
• Experience in full-chip SoC tape-outs
• Strong understanding of ESD, latch-up, and foundry rules
• Experience with package integration and RDL is a plus

Physical Design - JD

Experience: 2-20 yrs
1.Strong background of ASIC Physical Design: Floor planning, P&R, Extraction, IR Drop Analysis, Static Timing and Signal Integrity.                          
2.Hands-on experience on technology nodes like 7nm, 14nm, 10nm.
3.Good knowledge of EDA tools from Synopsys , Cadence and Mentor              
4.Hands-on experience in floor planning, placement optimizations, CTS and routing.                                  
5.Hands-on experience in cadence or Synopsys tool (Encounter, ICC, PT/PTSI, TEMPUS, DC, RC, VOLTAS)