3 RTL Jobs in Bangalore (Bengaluru) | RTL Job openings in Bangalore (Bengaluru)

✨ What we’re looking for:

✦ 8+ years of overall experience, with 5+ years in Defence or Aerospace.

✦ Strong hands-on engineering background — this is a technical pre-sales role, not a pure sales role.

✦ Experience across FPGA Design & Programming, RF Systems Engineering, Embedded Systems and Toolchains.

✦ Strong HW/SW integration experience — ability to read schematics, write firmware and debug at the hardware-software boundary.

✦ Experience in Pre-Sales, Application Engineering or Systems Integration, preferably working with DRDO / Defence PSUs / OEMs / Aerospace programmes.

✦ Ability to engage with hardware engineers, system architects and programme managers and understand technical challenges across radar, EW, NCW and embedded defence platforms.

✦ Strong ability to translate complex engineering problems into AI-driven technical solutions, and own the technical pre-sales journey from discovery through solution discussions.

🔐 Important: Candidate must be an Indian national and eligible for MoD security clearance.

🚀 What you’ll work on:

You’ll be the technical bridge between customer challenges such as slow RTL-to-software cycles, outdated toolchains and verification bottlenecks and the company’s AI-assisted engineering products.

You’ll work closely with DRDO clusters, DPSUs, Tier-1 OEMs/integrators and defence & aerospace customers.

We are seeking a highly skilled and passionate Hardware Emulation Engineer to join our team working withthe best in the Industry, developing innovative ASIC solutions for data center and AI Infrastructure. As an Hardware Emulation Engineer, you will be at the forefront of pre-silicon validation, ensuring the highest quality and functionality of our hardware before it goes into production.

Key Responsibilities:

·      Emulation Environment Development: Build and maintain pre-silicon emulation platforms using industry-standard systems such as Cadence Palladium or Synopsys ZeBu or Veloce Strato, Primo

·      Model Integration and Optimization: Integrate the RTL design onto the emulation platform by ensuring synthesizability, optimize build efficiency and performance, and work with high-performance transactors and emulation testbenches (e.g., using SystemVerilog, C/C++, Python).

·      Flush out emulation flow issues by performing smoke verification

·      Support validation team in execute comprehensive test content, including bare-metal and OS-based tests, to accelerate bug finding in pre-silicon on the emulation platform.

·      Collaboration: Work closely with cross-functional teams including design, verification and SW development teams to understand issues in using the emulation platform.

·      Flow Automation: Develop and enhance automation scripts and flows using Python, Perl, and shell scripting to manage regressions, optimize runtime, and improve overall verification efficiency.

·      Vendor Collaboration: Interface with emulation platform vendors to debug and quickly resolve technical issues encountered with the tools.

·      The candidate must be able to work independently and proactively on allocated technical tasks.

Required Skills:

·      Proficiency in Hardware Description Languages (HDLs) such as Verilog and SystemVerilog.

·      SoC Knowledge: Solid understanding of SoC architectures and industry-standard protocols (e.g. AXI, PCIe, ETH, USB, HVM)

·      Experience with verification methodologies (UVM, SVA) and related verification environments, including C/C++ DPI is desirable.

·      Strong scripting skills in Python, Perl, Tcl, or Shell for automation.

·      Familiarity with debugging tools (e.g., Verdi, SimVision) and waveform analysis is desirable.

Education:

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.

Experience:

·      Proven experience of 5+ years in hardware verification and/or emulation roles.

·      Hands-on experience with at least one of the major commercial emulation platforms (Cadence Palladium, Synopsys ZeBu, or Siemens Veloce).

QFocus AI Pvt Ltd is an Equal Employment Opportunity employer.

• Work with the RTL and System design teams to drive the physical design of the device in the early design cycle.
• Design, implement and verify suitable methodology that meets the QoR goals.
• Resolve design and flow issues related to the physical design, identify potential solutions, and drive

• Deliver physical design of entire SoC, complete with specification, flow and automation.
• Interface with the RTL design team to drive design modifications to resolve physical design issues and

• Use EDA tool-based programming and scripting techniques to automate and improve throughput and quality.
• Interact with tool vendors to drive tool fixes and flow improvements. Perform tool evaluations of new

• Bachelor’s degree (Master’s preferred) in Electrical Engineering or comparable engineering discipline.
• 5 to 8 years of relevant experience is required.
• Experience in physical design and timing closure for advanced nodes.
• Experience in Cadence EDA tools for physical design and verification.
• Experience in floor planning, power planning, CTS specification, place & route, and timing closure.
• Experience in UPF specs design and implementation.
• Be able to work with cross-functional teams, IP, and EDA vendors