6+ UVM Jobs in Bangalore (Bengaluru) | UVM Job openings in Bangalore (Bengaluru)
Apply to 6+ UVM Jobs in Bangalore (Bengaluru) on CutShort.io. Explore the latest UVM Job opportunities across top companies like Google, Amazon & Adobe.
Collins Aerospace
Responsibilities
Develop an effective test suite based on the FPGA requirements.
Testbench architecture with System Verilog and UVM
Develop test environments based on the architecture.
Develop Agents, Drivers, Monitors, Predictors, Scoreboard, and Sequences etc.
Actively participate in a team environment, working with verification,
architecture, applications, and design teams to develop comprehensive
verification plans and address issues.
Verification environment development/update for block level and system level.
Own and drive verification related activities, provide technical support, and
proactively manage tasks to meet schedule goals.
Define and develop effective functional assertions and coverpoints
Debug the design issues and report through appropriate tools
Code Coverage analysis and test case identification for improving the code
coverage.
Perform timing simulations.
Apply techniques and skills required to identify a root cause of a given issue and
very good debugging skills.
Technical guidance to the junior engineers on verification tasks.
Qualifications
Bachelor's/Master's degree in Engineering (Electronics and Communication or
VLSI )
10+ years of Industry experience in development, integration & verification of
ASIC/FPGA.
Protocols – PCIe, SPI, ARINC 429, Mil 1553, Image processing or similar.
Hands on experience in developing System Verilog/UVM verification
environment from scratch.
Hands on experience with Questa or similar advanced simulation tools.
Hands on experience in DO-254 verification process.
Experience in DOORS/Jama will be a plus.
Experience in Video domain will be a plus.
* Chip level verification, 𝗦𝗩/𝗨𝗩𝗠 Methodology
* 𝗘𝘁𝗵𝗲𝗿𝗻𝗲𝘁/𝗔𝗫𝗜/𝗣𝗖𝗜𝗘 protocols and seeded
* Exposure to any of these scripting language -perl/bash-shell/python
* Have lots of debugging skills to quickly scan and identify issues in system verilog/Verilog,C-code
* Good in tool usage for simulation (VCS),waveform debug(Verdi)
INNOPHASE is a rapidly growing communications semiconductor startup with headquarters located in San Diego, CA. It is an exciting time to join InnoPhase and work with a brilliant team of engineers to design innovative wireless products and solutions for IoT/5G.
InnoPhase Bangalore is looking for a Senior Design Verification (DV) Engineer to join a growing start up semiconductor development organization and to help drive excellence in our IOT/5G products.
Responsibilities:
- Follow and help define the team's design verification methodology.
- Write bus functional models that drive and monitor stimulus.
- Plans and implements block and integration level scoreboards and checkers to verify functional behavior.
- Experience constructing chip-level System Verilog and UVM test bench environments, writing System Verilog Assertions (SVAs), with embedded software design and test.
- Develop RAL test plan at SOC/IP level and its implementation.
- Write and analyze functional coverage, providing input to block-level milestones.
- Triage regression failures and identify logic bugs, while driving bug closure.
- Debug test cases and report verification results to achieve the expected code/functional coverage goal. Utilize constrained random verification, functional coverage, code coverage and assertions to achieve goals.
Knowledge and Skills Required:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science or equivalent.
- 5+ years of experience in VLSI design or verification
- Excellent collaboration, teamwork and communication skills
- Significant experience in reviewing and modifying IP block verification plans, a real plus if created such plans in collaboration with design engineering.
- Track record of completing IP block verification to acceptable coverage metrics.
- Excellent debugging skills, with experience debugging RTL in the block and/or chip-level environments.
- Working knowledge of OVM or UVM methodologies.
- Good analytical and problem-solving skills.
- Proficient knowledge of programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools.
1.SV, UVM, USB, DDR, PCIE, Ethernet, Axi, MIPI. Any one of the protocols will
be added advantage.
2.Experience in verification of complex IPs or SoCs.
3. Expertise in SoC Verification using C and SV/UVM.Expertise in AMBA
protocols
4. AXI/AHB/APB and experience in working with ARM Processors.
5. Expertise in Test Plan creation and Verification technologies like Code
Coverage, Functional Coverage and Assertions.
- Essential Skills and Experience
- Experience in designing and implementing verification environments for complex RTL designs
- Well-versed in the use of hardware verification languages e.g. SystemVerilog or Specman e
- Verification methodologies such as UVM
- Understanding of end-to-end verification processes, from test plan creation through to verification closure
- Ability to quickly understand and apply complex specification detail
- Understanding of the fundamentals of computer architecture, with an emphasis on pipelining, exception handling, memory systems
- Practical experience of working on microprocessor designs
- In-depth understanding of memory protection, memory translation, vector processing in CPUs, exception and interrupt handling.
- Understanding of constrained random stimulus, the goals and general usefulness of different types of coverage in hardware, as well as checking methodologies and behavioral functional models.
- Knowledge of assembly language (preferably Arm), and/or C/C++
- In-depth technical reviewing of others work
Client is a semiconductor designing services
- Degree : B.E. or M.S. EE/CS/CE
- Methodologies: SV, UVM & OVM
- Areas of Work: Digital Verification (both IP / SOC)
- Protocol : Knowledge of PCIe/DDR/Ethernet/USB is Plus
- Familiar with Bus protocols like AXI, AHB, SPI and I2C