Cutshort logo
For Employers
Innophase logo
Senior Design Verification Engineer
Senior Design Verification Engineer

Senior Design Verification Engineer at Innophase · Bengaluru (Bangalore) · 5 - 15 years · ₹20L - ₹40L / yr · Profitable · Posted 15 Nov 2022

Innophase's logo

Senior Design Verification Engineer

Cheryl Lavya's profile picture
Posted by Cheryl Lavya
5 - 15 yrs
₹20L - ₹40L / yr
Bengaluru (Bangalore)
Skills
Electronic engineering
Electrical engineering
UVM
SVA
SOC/IP
Very Large Scale Integration (VLSI)
EDA

INNOPHASE is a rapidly growing communications semiconductor startup with headquarters located in San Diego, CA. It is an exciting time to join InnoPhase and work with a brilliant team of engineers to design innovative wireless products and solutions for IoT/5G.

 

InnoPhase Bangalore is looking for a Senior Design Verification (DV) Engineer to join a growing start up semiconductor development organization and to help drive excellence in our IOT/5G products.

 

Responsibilities:

 

  • Follow and help define the team's design verification methodology.
  • Write bus functional models that drive and monitor stimulus.
  • Plans and implements block and integration level scoreboards and checkers to verify functional behavior.
  • Experience constructing chip-level System Verilog and UVM test bench environments, writing System Verilog Assertions (SVAs), with embedded software design and test.
  • Develop RAL test plan at SOC/IP level and its implementation.
  • Write and analyze functional coverage, providing input to block-level milestones.
  • Triage regression failures and identify logic bugs, while driving bug closure.
  • Debug test cases and report verification results to achieve the expected code/functional coverage goal. Utilize constrained random verification, functional coverage, code coverage and assertions to achieve goals.

 

Knowledge and Skills Required:

 

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science or equivalent.
  • 5+ years of experience in VLSI design or verification
  • Excellent collaboration, teamwork and communication skills
  • Significant experience in reviewing and modifying IP block verification plans, a real plus if created such plans in collaboration with design engineering.
  • Track record of completing IP block verification to acceptable coverage metrics.
  • Excellent debugging skills, with experience debugging RTL in the block and/or chip-level environments.
  • Working knowledge of OVM or UVM methodologies.
  • Good analytical and problem-solving skills.
  • Proficient knowledge of programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools.
Read more
Users love Cutshort
Read about what our users have to say about finding their next opportunity on Cutshort.
Shubham Vishwakarma's profile image

Shubham Vishwakarma

Full Stack Developer - Averlon
I had an amazing experience. It was a delight getting interviewed via Cutshort. The entire end to end process was amazing. I would like to mention Reshika, she was just amazing wrt guiding me through the process. Thank you team.
Companies hiring on Cutshort
companies logos

About Innophase

Founded :
2020
Type :
Product
Size :
20-100
Stage :
Profitable

About

InnoPhase is a fabless wireless semiconductor platform company specializing in extreme low power wireless radio solutions. It invented the groundbreaking PolaRFusionTM digital radio architecture, a patented semiconductor that dramatically increases battery lifetime 50%+ in typical applications.


Headquarters is located in San Diego, CA with an additional advanced design centers located in Kista Sweden, and Bangalore, India.

Read more

Company video

Innophase's video section
Innophase's video section

Company social profiles

linkedintwitter

Similar jobs (1)

company logo
Akash Bhatt
Posted by Akash Bhatt
Delhi, Gurugram, Noida, Ghaziabad, Faridabad, Kolkata, Hyderabad, Bengaluru (Bangalore)
1 - 12 yrs
₹6L - ₹35L / yr
VLSI
RTL
Verilog
SystemVerilog

We are hiring a VLSI Design Engineer to work on chip design and verification.


Responsibilities

  • Write and verify RTL in Verilog and SystemVerilog
  • Work on synthesis, timing analysis or physical design
  • Debug designs and fix timing and functional issues
  • Work with verification and backend teams through tape-out

Requirements

  • 1+ years of VLSI or ASIC design experience
  • Strong Verilog or SystemVerilog skills
  • Familiarity with EDA tools (Synopsys or Cadence)


Read more
Why apply to jobs via Cutshort
people_solving_puzzle
Personalized job matches
Stop wasting time. Get matched with jobs that meet your skills, aspirations and preferences.
people_verifying_people
Verified hiring teams
See actual hiring teams, find common social connections or connect with them directly.
ai_chip
Move faster with AI
We use AI to get you faster responses, recommendations and unmatched user experience.
Did not find a job you were looking for?
icon
Search for relevant jobs from 10000+ companies such as Google, Amazon & Uber actively hiring on Cutshort.
companies logo
companies logo
companies logo
companies logo
companies logo
Get to hear about interesting companies hiring right now
Company logo
Company logo
Company logo
Company logo
Company logo
Linkedin iconFollow Cutshort
Users love Cutshort
Read about what our users have to say about finding their next opportunity on Cutshort.
Shubham Vishwakarma's profile image

Shubham Vishwakarma

Full Stack Developer - Averlon
I had an amazing experience. It was a delight getting interviewed via Cutshort. The entire end to end process was amazing. I would like to mention Reshika, she was just amazing wrt guiding me through the process. Thank you team.
Companies hiring on Cutshort
companies logos