Rivos Inc
https://www.rivosinc.comAbout
Company social profiles
Jobs at Rivos Inc
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Schematic capture, board block design, defining routing constraints, layout review, and simulation
- System design for chip bring-up boards and final systems
- Lab bring-up, test, and debugging
- Co-designing with power and signal integrity analysis specialists
- High-speed interface characterization
- Debugging system-level issues
- Resolving system-level issues related to silicon validation and characterization
- Work with ODMs to facilitate the NPI (New Product Introduction) process
Requirements
- Experience designing SoC/CPU boards (schematic, layout, manufacturing, debug)
- Familiarity with a variety of board-level interfaces: I2C, SPI, DDR, etc
- Knowledge of high-speed, high-power, system design
- Design and analysis of power supplies
- CPU/SoC/Microcontroller system architecture familiarity
- Test automation expertise using Python or other languages
- Board-level analog and digital circuit design expertise
- HDL experience is a plus
- Excellent skills in problem-solving, written and verbal communication, excellent organization skills, and highly self-motivated.
- Ability to work well in a team and be productive under aggressive schedules.
- Desire to learn new skills and attack novel problems.
- Able to travel to ODM’s factory and/or Rivos’s oversea office for on-site support and meetings
Education and Experience
- Master’s Degree or Bachelor’s Degree in the technical subject area.
Note
Annual job salary: The annual job salary mentioned in the posting is a default number taken by cutshort and is inaccurate.
Resumes
Interested folks with 3+ years of experience, Please reach out to the Job Poster to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Responsible for performing verification for AMS designs.
- Create UVM benches for mixed signal blocks and developing test scenarios.
- Work closely with the architecture and design teams on verification plan and methodology to achieve complete verification coverage
- Write assertions and checkers for the properties and corner cases
- Analyze verification coverage and improve the test cases
- Integrate analogue design IPs from vendors and internal teams and develop verification environments for simulation and emulation
Requirements
- Detailed knowledge of verification using SystemVerilog
- Experience with creating UVM based testbenches for Analog Mixed-Signal applications
- Experience with assertion based verification for analog blocks
- Experience with power aware verification with UPF will be a plus
- UVM-AMS experience preferred
- Experience with sv-real preferred
- Scripting skills in perl / python is preferred
- Excellent communication skills
- Team player with an ability to encourage team members
Education & Experience
- MS (preferred in EE and CE) plus 5 years
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 5+ years to 20 years of experience into AMS Verification, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Responsible for design and spec development and design of analog blocks for advanced mixed-signal / analog circuits.
- Write detailed design specification and will be in close collaboration with the system architect, circuit designers and design verification engineers.
- Work on behavioral modeling of analog blocks and support design verification to ensure bug free silicon.
- Lead development of analog blocks in collaboration with external vendors and lead integration, test plan and characterization efforts.
Requirements
- Strong track record of architect, develop, verification and validation of complete silicon IPs
- Deep understanding of bandgaps, bias, opamps, switched-cap circuits, LDOs, PLLs, feedback and compensation techniques, DCDC converters
- In-depth knowledge and good understanding of analog design techniques.
- Experience in digital integration of analog IPs with chip level integration team
- Experience in developing behavior modeling a plus
- Experience IP design management or vendor management a plus
- Strong device physics knowledge as it applies to analog IC design
- Hand-on experience with IP lab characterization using spectrum analyzers, oscilloscopes, signal generators, etc.
- Experience in working with production test engineers to produce test plans and design for testability details
- Excellent communication skills
- Team player with an ability to encourage team members
Education & Experience
- MS (preferred in EE) plus 8 years
- PhD (preferred in EE) plus 5 years
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 3+ years to 20 years of experience into AMS Design, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
PythonResponsibilities
- Define DFT strategy and methodologies
- Design the DFT features
- Define test structures, debug structures, and test plans
- Create test vectors or oversee their creation
- Collaborate with physical design team to close requirements
- Validate DFT requirements are being met
- Work with designers to increase test coverage, debug observability and flexibility
- Verify post-PD designs meet DFT requirements
- Work with verification engineers, stepping in to do run tests when needed
Requirements
- Good knowledge of digital logic design, microprocessor, debug feature, DFT architecture, CPU architecture, and microarchitecture
- Knowledge of DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump
- Knowledge of Verilog and experience with simulators and waveform debugging tools
- Knowledge of Verilog / SystemVerilog
- Knowledge of Python, , Shell scripting, Makefiles, TCL a plus
- Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
- Ability to work well in a team and be productive under aggressive schedules.
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 3+ years of experience to 20 years of experience into Silicon DFT, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Work closely with architecture and RTL designers on verifying the functionality correctness of the design
- Reviewing Architecture and Design Specifications
- Develop test plans and test environments
- Develop tests in assembly, C/C++, or vectors according to test plans
- Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered
- Develop checkers in SystemVerilog or C-base transactors to verify the design
- Write assertions and apply formal verification to the designImplementing test benches, generating directed/constrained random tests
- Debugging failures, running simulations, tracking bugs
- Handling schedules and supporting multi-functional engineering effortAssisting in verification flows, automation scripts and regressions
Requirements
- In-depth knowledge of digital logic design, CPU/SOC architecture and microarchitecture.
- Sophisticated knowledge of SystemVerilog.
- Experienced level knowledge C/C++.Relevant knowledge of verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection.
- Basic knowledge of formal verification methodology is a plus.
- Excellent knowledge of one of the scripting languages such as Python, TCL is a plus.
- Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
- Ability to work well in a team and be productive under aggressive schedules.
Education and Experience
- PhD, Master’s Degree or Bachelor’s Degree in technical subject area.
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 2+ years to 20 years of experience into Silicon CPU or SOC Verification, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Join the most cutting-edge and well-funded hardware startup in Silicon Valley as a CAD Engineer. Our mission is to reimagine silicon and create computing platforms that will transform the industry. You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability. We offer a fun, creative and flexible work environment, with a shared vision to build products to change the world.
Responsibilities
- Work with chip leads to understand the logic design and verification methodology and high level requirements in support of RTL design
- Collaborate with chip leads to determine other areas to support current or future designs that can benefit from automation and tooling
- Define and implement new infrastructure capabilities, tool flows, and environments that can be used to accelerate design and development
Requirements
- Strong fundamentals in digital ASIC design; experience using SystemVerilog
- Strong skills in various front end design tools and techniques such as logic equivalence, lint checks, clock and reset domain crossing and DFT
- Knowledge of SOC/CPU architecture
- Familiarity with high performance and low power design techniques
- Hands on experience in digital design
- Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated
- Ability to work well in a team and be productive under aggressive schedules.
Education and Experience
- PhD, Master’s Degree or Bachelor’s Degree in technical subject area.
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 3+ years of experience to 20 years of experience into Silicon CAD, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Key qualifications•
The ideal candidate will have 4+ years of experience in backend design automation and standard cell characterization
• Prior experience and proven success of successfully designing high performance standard cells is desired
• Solid knowledge of circuit analysis, reliability, extraction, and SPICE simulation to validate design performance
• Knowledge of industry standard hardware design CAD software and required standard cell design view generation and validation.
• Solid foundation of scripting fluency in TCL, Perl/Python
• Basic knowledge of advanced FinFet device and standard cell circuit and layout
• Ability to work well in a team and be productive under aggressive schedules.
• Excellent problem solving, written and verbal communicationResponsibilities• Responsible for timing and power characterization and generation of standard cell EDA views,
• Other job duties include performing QA including EM/IR and design checks
• adding automation to improve design productivity
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 4+ years of experience in Standard cell, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Custom Memory Design
SRAM/custom circuit design and standard cell design
|
Qualifications • Candidates must have 7+ years of experience in transistor level custom circuit design from RTL-GDS for CPU and SoC, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization • Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells • Experience designing transistor-level custom circuits in advanced FinFET technology nodes • Solid understanding of device physics, process technology and circuit design techniques for high performance, low power • Experience with advanced process design rules and supervising mask design • Knowledge developing automation for compilers and standard cells • Post-Silicon test and debug experience • Ability to work well in a team and be productive under aggressive schedules • Excellent problem solving, written and verbal communication • Master's Degree or Bachelor's Degree with 7+ years of experience |
Responsibilities • The role will be at the center of a state-of-the-art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly • Responsible for designing and delivering custom circuits from scratch • Drive design and development of SRAM, register file, custom cells to enable high performance and low power designs • Work with microarchitecture team to gather specifications • Drive optimal implementation Conduct early sizing estimates and PPA analysis • Perform design entry and simulations for optimal design sizing • Work closely with mask designers on custom design implementation, DFM and yield enhancement features • Collaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom design • Interact with technology team • Participate in developing design and test plans Collaborate with the CAD team and drive design flow enhancements |
Job description
Rivos Custom Circuits team is seeking highly motivated candidates to develop state of the art custom SRAM memories, Register file memories, memory compilers and standard cells to improve circuit performance, optimize dynamic and static power and support silicon bring up. The role will be at the center of a state-of-the-art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly.
Responsibilities
- Responsible for designing and delivering custom circuits from scratch.
- Drive design and development of SRAM, register file, custom cells to enable high performance and low power designsWork with microarchitecture team to gather specifications
- Drive optimal implementation Conduct early sizing estimates and PPA analysis. Perform design entry and simulations for optimal design sizingWork closely with mask designers on custom design implementation, DFM and yield enhancement featuresCollaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom designInteract with technology team
- Participate in developing design and test plans Collaborate with the CAD team and drive design flow enhancements
Qualification
- Candidates must have 7+ years of experience in transistor level custom circuit design from RTL-GDS for CPU and SoC, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization.
- Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells
- Experience designing transistor-level custom circuits in advanced FinFET technology nodes
- Solid understanding of device physics, process technology and circuit design techniques for high performance, low power
- Experience with advanced process design rules and supervising mask design
- Knowledge developing automation for compilers and standard cells
- Post-Silicon test and debug experience
- Ability to work well in a team and be productive under aggressive schedules.
- Excellent problem solving, written and verbal communication
Education and Experience
- Master's Degree or Bachelor's Degree with 7+ years of experience
Similar companies
About the company
We are the fastest growing all-in-one platform for SMB's and digital marketing agencies. We offer services related to CRM, Email, 2-way SMS, phone system, Facebook, Instagram, WhatsApp, Email marketing, Social media posting, Websites, Funnel Builder, Wordpress hosting & more!
We have a very strong and independent team. We value tinkerers and people with an entrepreneurial spirit. We want people to come to work and explore their curiosity every day. Our growth offers a unique opportunity for the right individual to scale and build world class products.
About HighLevel:
HighLevel is a cloud-based, all-in-one white-label marketing and sales platform that empowers marketing agencies, entrepreneurs, and businesses to elevate their digital presence and drive growth. With a focus on streamlining marketing efforts and providing comprehensive solutions, HighLevel helps businesses of all sizes achieve their marketing goals. We currently have 1000+ employees across 15 countries, working remotely as well as in our headquarters, which is located in Dallas, Texas. Our goal as an employer is to maintain a strong company culture, foster creativity and collaboration, and encourage a healthy work-life balance for our employees wherever they call home.
Our Customers:
HighLevel serves a diverse customer base, including over 60K agencies & entrepreneurs and 500K businesses globally. Our customers range from small and medium-sized businesses to enterprises, spanning various industries and sectors.
Scale at HighLevel:
We work at scale; our infrastructure handles around 3 Billion+ API hits & 2 Billion+ message events monthly and over 25M views of customer pages daily. We also handle over 80 Terabytes of data across 5 Databases.
About the Team:
Currently we have millions of sales funnels, websites, attributions, forms and survey tools for lead generation. Our B2B customers use these tools to bring in the leads to the HighLevel CRM system. We are working to continuously improve the functionality of these tools to solve our customers’ business needs. In this role, you will be expected to be autonomous, guide other developers who might need technical help, collaborate with other technical teams, product, support and customer success
Some of the perks we offer:
- 100 % remote
- Uncapped leave policy
- WFH setup
- Champion big problems
Jobs
11
About the company
Oddr is the legal industry’s only AI-powered invoice-to-cash platform. Oddr’s AI-powered platform centralizes, streamlines and accelerates every step of billing + collections— from bill preparation and delivery to collections and reconciliation - enabling new possibilities in analytics, forecasting, and client service that eliminate revenue leakage and increase profitability in the billing and collections lifecycle.
www.oddr.com
Jobs
10
About the company
Devcare Solution is a place where a best-in-class working environment, professional management, and opportunities to learn exist bundled with exceptional rewards. It is ready to take more on board for all those who deserve a dream career. The team is full of good spirits complimenting each one's brilliance at workplace. Needless to say, about the interesting projects, you for sure will gain an enriching positive experience every moment.
Jobs
17
About the company
Jobs
12
About the company
Jobs
2
About the company
We are hiring for multiple clients
Jobs
2
About the company
We are India's fastest-growing window and door system brand based out of Hyderabad. We have completed 800+ successful projects through a network of 150+ fabricators present across 100+ locations across the country. Our proprietary and tech-first approach (PartnerGate) has made us a preferred partner for businesses and a trusted brand for customers in the segment.
We currently manufacture UPVC windows and doors. Our products combine durability, energy efficiency, and modern design to meet the growing demands of homeowners and builders.
Our products are developed by our in-house innovation and product development team for Indian climatic conditions meeting international standards (EN ISO, ASTM). They are manufactured in ISO-certified manufacturing facilities with a production capacity exceeding 100,000MT.
We have raised $1.04 million (about Rs 8.5 crore) in seed funding led by Incubate Fund India, Titan Capital, Partners Fund Japan, Superb Capital, and MamaEarth founder Varun Alagh. Within one year we have grown 7X.
We operate in a B2B2C, B2B and B2C model. Eventually, B2C will be our primary channel with a pan-India presence. Within the decade, we also plan to export our products to markets in the world.
Jobs
3
About the company
Jobs
9
About the company
Robylon AI – Agentic Automation for Scalable Customer Support and Business Workflows
Robylon AI is a next-generation agentic AI platform that empowers businesses to automate over 90% of their customer queries and operational workflows across key communication channels; including chat, email, voice, and ticketing; while maintaining 99% accuracy from day one. Designed for scale, speed, and adaptability, Robylon combines the intelligence of large language models with the robustness of human-in-the-loop oversight to deliver enterprise-grade automation without requiring an in-house AI team.
Unlike traditional bots, Robylon operates as an agentic AI worker, meaning it can understand user intent, trigger actions across platforms, adapt to product updates, and continuously learn with minimal intervention. The system is plug-and-play, allowing deployment within minutes and integrations with existing tools and systems. Businesses can automate complex, multi-stage tasks and respond to customers in natural language, across multiple languages, and without scripting every possible input.
One of Robylon’s key differentiators is its transparent pay-per-resolution model. Instead of paying for seats or vague automation tiers, companies only pay for successful outcomes; making ROI instantly measurable and aligning cost with value. With this model, companies typically reduce support costs by 30% or more, while freeing up internal teams from repetitive, low-value tasks.
Key features include:
Agentic AI Workers that mirror human workflows
No-code automation builder for fast task recording and deployment
Multichannel support (chat, email, voice, tickets)
Scheduler and bulk action tools to manage high volumes efficiently
Actionable analytics for continuous optimization
Robylon is ideal for customer support teams, product-led growth companies, operations, HR, and marketing teams looking to scale their services without scaling headcount. As AI becomes central to enterprise growth, Robylon positions itself as a mission-critical tool for forward-thinking teams that want to enhance productivity, improve customer experience, and make intelligent automation a core business advantage.
Jobs
3
About the company
At DAITA, we’re on a mission to revolutionize the fashion supply chain with intelligent AI solutions. Our focus is simple: automate the repetitive, so fashion brands can focus on what they do best—creativity, strategy, and growth.
We’ve done the groundwork—research across 8 countries and 3 continents, collaborating with everyone from cotton farmers to global retailers. This hands-on experience allows us to build AI tools that solve real-world problems with precision and empathy. And what truly sets us apart? Simplicity. Our solutions work out of the box, with zero learning curve and setup in under 24 hours.
Currently in our MVP stage and backed by pre-seed funding, we’re building something ambitious. Led by founders Jérôme Schmidt (ex-Snapchat AR) and Luis Voss (ex-Enpal), DAITA isn’t just another tech startup—we’re reimagining the world’s second-largest industry, one AI solution at a time.
Jobs
1
