Cutshort logo
Rivos Inc
Rivos Inc cover picture
Founded :
2021
Type :
Product
Size :
100-500
Stage :
Raised funding

About

A Startup in Stealth Mode!
Read more

Company social profiles

N/A

Jobs at Rivos Inc

Rivos Inc
at Rivos Inc
Deepa Savant
Posted by Deepa Savant
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Taiwan
3 - 20 yrs
₹2L - ₹15L / yr (ESOP available)
System on a chip
ODM
NPI
I2C
SPI
+6 more
(TAIWAN) HSINCHU, TAIWAN /
ENGINEERING – PLATFORM ENGINEERING (HW) /
FULL-TIME
/ HYBRID
 
Positions are open for full-time engineers in the platform and board design.

Responsibilities

    •  Schematic capture, board block design, defining routing constraints, layout review, and simulation
    • System design for chip bring-up boards and final systems
    • Lab bring-up, test, and debugging
    • Co-designing with power and signal integrity analysis specialists
    • High-speed interface characterization
    • Debugging system-level issues
    • Resolving system-level issues related to silicon validation and characterization
    •  Work with ODMs to facilitate the NPI (New Product Introduction) process

Requirements

      • Experience designing SoC/CPU boards (schematic, layout, manufacturing, debug)
      • Familiarity with a variety of board-level interfaces: I2C, SPI, DDR, etc
      • Knowledge of high-speed, high-power, system design
      • Design and analysis of power supplies
      • CPU/SoC/Microcontroller system architecture familiarity
      • Test automation expertise using Python or other languages
      • Board-level analog and digital circuit design expertise
      • HDL experience is a plus
      • Excellent skills in problem-solving, written and verbal communication, excellent organization skills, and highly self-motivated.
      • Ability to work well in a team and be productive under aggressive schedules.
      • Desire to learn new skills and attack novel problems.
      • Able to travel to ODM’s factory and/or Rivos’s oversea office for on-site support and meetings
 

Education and Experience

    • Master’s Degree or Bachelor’s Degree in the technical subject area.


Note

Annual job salary: The annual job salary mentioned in the posting is a default number taken by cutshort and is inaccurate.

Resumes

Interested folks with 3+ years of experience, Please reach out to the Job Poster to learn more about the job and discuss details.
Read more
Rivos Inc
at Rivos Inc
Deepa Savant
Posted by Deepa Savant
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Bengaluru (Bangalore)
5 - 15 yrs
₹2L - ₹15L / yr (ESOP available)
AMS Verification
Analog
Mixed signal
(INDIA) BANGALORE, INDIA /
ENGINEERING – SILICON ENGINEERING /
FULL-TIME


Join a well funded hardware startup as an AMS DV engineer leading the design verification for droop sensing, clocking, PLL, LDO, On-die VRs and PMICs using latest finfet technology nodes. Our mission is to reimagine silicon and disrupt the high performance computing platforms with the RiscV based chiplet designs. 

Responsibilities

      • Responsible for performing verification for AMS designs.
      • Create UVM benches for mixed signal blocks and developing test scenarios.
      • Work closely with the architecture and design teams on verification plan and methodology to achieve complete verification coverage
      • Write assertions and checkers for the properties and corner cases
      • Analyze verification coverage and improve the test cases
      • Integrate analogue design IPs from vendors and internal teams and develop verification environments for simulation and emulation
 

Requirements

    • Detailed knowledge of verification using SystemVerilog 
    • Experience with creating UVM based testbenches for Analog Mixed-Signal applications
    • Experience with assertion based verification for analog blocks
    • Experience with power aware verification with UPF will be a plus
    • UVM-AMS experience preferred
    • Experience with sv-real preferred
    • Scripting skills in perl / python is preferred
    • Excellent communication skills
    • Team player with an ability to encourage team members

Education & Experience

    • MS (preferred in EE and CE) plus 5 years


Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>

Resumes:
Interested folks with 5+ years  to 20 years of experience into AMS Verification, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details. 
Read more
Rivos Inc
at Rivos Inc
Deepa Savant
Posted by Deepa Savant
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Bengaluru (Bangalore)
5 - 15 yrs
₹2L - ₹15L / yr (ESOP available)
Analog electronics
Mixed-signal integrated circuit
Circuit Design
Analog And Digital Circuits
Analog
+1 more
(INDIA) BANGALORE, INDIA /
ENGINEERING – SILICON ENGINEERING /
FULL-TIME
 
Join a well funded startup as an analog engineer leading the designs for droop sensing, clocking, PLL, LDO, On-die VRs and PMICs using latest finfet technology nodes. Our mission is to reimagine silicon and disrupt the high performance computing platforms with the RiscV based chiplet designs. 

Responsibilities

    • Responsible for design and spec development and design of analog blocks for advanced mixed-signal / analog circuits.
    • Write detailed design specification and will be in close collaboration with the system architect, circuit designers and design verification engineers.
    • Work on behavioral modeling of analog blocks and support design verification to ensure bug free silicon.
    • Lead development of analog blocks in collaboration with external vendors and lead integration, test plan and characterization efforts.

Requirements

    • Strong track record of architect, develop, verification and validation of complete silicon IPs
    • Deep understanding of bandgaps, bias, opamps, switched-cap circuits, LDOs, PLLs, feedback and compensation techniques, DCDC converters
    • In-depth knowledge and good understanding of analog design techniques.
    • Experience in digital integration of analog IPs with chip level integration team
    • Experience in developing behavior modeling a plus
    • Experience IP design management or vendor management a plus
    • Strong device physics knowledge as it applies to analog IC design
    • Hand-on experience with IP lab characterization using spectrum analyzers, oscilloscopes, signal generators, etc.
    • Experience in working with production test engineers to produce test plans and design for testability details
    • Excellent communication skills
    • Team player with an ability to encourage team members

Education & Experience

    • MS (preferred in EE) plus 8 years
    • PhD (preferred in EE) plus 5 years


Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>

Resumes:
Interested folks with 3+ years  to 20 years of experience into AMS Design, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details. 
Read more
Rivos Inc
at Rivos Inc
Deepa Savant
Posted by Deepa Savant
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Bengaluru (Bangalore)
4 - 18 yrs
₹3L - ₹15L / yr (ESOP available)
DFT
System on a chip
skill iconPython
CPU
(INDIA) BANGALORE, INDIA /
ENGINEERING – SILICON ENGINEERING /
FULL-TIME
 
Positions are open for full-time in the areas of DFT design from unit level to chip level, involving all aspects of DFT design functions from scan, MBIST, to ATPG. Roles in the areas of CPU and SOC DFT design and verification.

Responsibilities

    • Define DFT strategy and methodologies
    • Design the DFT features
    • Define test structures, debug structures, and test plans
    • Create test vectors or oversee their creation
    • Collaborate with physical design team to close requirements
    • Validate DFT requirements are being met
    • Work with designers to increase test coverage, debug observability and flexibility
    • Verify post-PD designs meet DFT requirements
    • Work with verification engineers, stepping in to do run tests when needed

Requirements

    • Good knowledge of digital logic design, microprocessor, debug feature, DFT architecture, CPU architecture, and microarchitecture
    • Knowledge of DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump
    • Knowledge of Verilog and experience with simulators and waveform debugging tools
    • Knowledge of Verilog / SystemVerilog
    • Knowledge of Python, , Shell scripting, Makefiles, TCL a plus
    • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
    • Ability to work well in a team and be productive under aggressive schedules.
Education and Experience
PhD, Master’s Degree or Bachelor’s Degree in technical subject area.


Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>

Resumes:
Interested folks with 3+ years of experience to 20 years of experience into Silicon DFT,  Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details. 
Read more
Rivos Inc
at Rivos Inc
Deepa Savant
Posted by Deepa Savant
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Bengaluru (Bangalore)
2 - 20 yrs
₹1L - ₹15L / yr (ESOP available)
System on a chip
CPU
SOC
(INDIA) BANGALORE, INDIA /
ENGINEERING – SILICON ENGINEERING /
FULL-TIME
 
Positions are open for full-time and Co-op/internship in the areas of CPU and SOC verification from unit level to chip level as well as all aspects of verification such as functional, microarchitecture, performance, and formal.
We are looking for all levels of talent, from entrance to advanced level of experience.

Responsibilities

    • Work closely with architecture and RTL designers on verifying the functionality correctness of the design
    • Reviewing Architecture and Design Specifications
    • Develop test plans and test environments
    • Develop tests in assembly, C/C++, or vectors according to test plans
    • Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered
    • Develop checkers in SystemVerilog or C-base transactors to verify the design
    • Write assertions and apply formal verification to the designImplementing test benches, generating directed/constrained random tests
    • Debugging failures, running simulations, tracking bugs
    • Handling schedules and supporting multi-functional engineering effortAssisting in verification flows, automation scripts and regressions

Requirements

    • In-depth knowledge of digital logic design, CPU/SOC architecture and microarchitecture.
    • Sophisticated knowledge of SystemVerilog.
    • Experienced level knowledge C/C++.Relevant knowledge of verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection.
    • Basic knowledge of formal verification methodology is a plus.
    • Excellent knowledge of one of the scripting languages such as Python, TCL is a plus.
    • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
    • Ability to work well in a team and be productive under aggressive schedules.

Education and Experience

    • PhD, Master’s Degree or Bachelor’s Degree in technical subject area.


Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>

Resumes:
Interested folks with 2+ years  to 20 years of experience into Silicon CPU or SOC Verification, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details. 
Read more
Rivos Inc
at Rivos Inc
Deepa Savant
Posted by Deepa Savant
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Bengaluru (Bangalore)
3 - 16 yrs
₹1L - ₹15L / yr (ESOP available)
CAD
(INDIA) BANGALORE, INDIA /
ENGINEERING – SILICON ENGINEERING /
FULL-TIME

Join the most cutting-edge and well-funded hardware startup in Silicon Valley as a CAD Engineer. Our mission is to reimagine silicon and create computing platforms that will transform the industry. You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability. We offer a fun, creative and flexible work environment, with a shared vision to build products to change the world.
As a CAD Engineer focusing on the methodology and support of RTL design, you will work with architecture, design, software and verification leads to develop technology critical to the development of our products. You will be involved from conception to final creation and every step along the way.

Responsibilities

    • Work with chip leads to understand the logic design and verification methodology and high level requirements in support of RTL design
    • Collaborate with chip leads to determine other areas to support current or future designs that can benefit from automation and tooling
    • Define and implement new infrastructure capabilities, tool flows, and environments that can be used to accelerate design and development

Requirements

    • Strong fundamentals in digital ASIC design; experience using SystemVerilog
    • Strong skills in various front end design tools and techniques such as logic equivalence, lint checks, clock and reset domain crossing and DFT
    • Knowledge of SOC/CPU architecture
    • Familiarity with high performance and low power design techniques
    • Hands on experience in digital design
    • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated
    • Ability to work well in a team and be productive under aggressive schedules.

Education and Experience

    • PhD, Master’s Degree or Bachelor’s Degree in technical subject area.



Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>

Resumes:
Interested folks with 3+ years of experience to 20 years of experience into Silicon CAD,  Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details. 
Read more
Rivos Inc
at Rivos Inc
Deepa Savant
Posted by Deepa Savant
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

India, Taipei (Taiwan ), USA
4 - 18 yrs
₹10L - ₹15L / yr (ESOP available)
Circuit Design
SPICE
Simulation
Tcl
Perl
+5 more
Standard Cell Library Automation/ CAD Engineer

Rivos Custom Circuits team is seeking highly motivated candidates for custom backend design automation and standard cell characterization. The role will be at the center of a state-of-the art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly. The qualified candidate will be responsible for automating tools and methodologies for standard cell characterization
Key qualifications•


The ideal candidate will have 4+ years of experience in backend design automation and standard cell characterization


• Prior experience and proven success of successfully designing high performance standard cells is desired
• Solid knowledge of circuit analysis, reliability, extraction, and SPICE simulation to validate design performance
• Knowledge of industry standard hardware design CAD software and required standard cell design view generation and validation.
• Solid foundation of scripting fluency in TCL, Perl/Python
• Basic knowledge of advanced FinFet device and standard cell circuit and layout
• Ability to work well in a team and be productive under aggressive schedules.
• Excellent problem solving, written and verbal communicationResponsibilities• Responsible for timing and power characterization and generation of standard cell EDA views,
• Other job duties include performing QA including EM/IR and design checks
• adding automation to improve design productivity


Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>

Resumes:
Interested folks with 4+ years of experience in Standard cell, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details. 
Read more
Rivos Inc
icon

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Bengaluru (Bangalore)
4 - 20 yrs
₹20L - ₹70L / yr (ESOP available)
Circuit Design
SRAM
FinFET
Very Large Scale Integration (VLSI)

Custom Memory Design

 SRAM/custom circuit design and standard cell design 




Qualifications

Candidates must have 7+ years of experience in transistor level custom circuit design from RTL-GDS for CPU and SoC, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization

Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells

Experience designing transistor-level custom circuits in advanced FinFET technology nodes

Solid understanding of device physics, process technology and circuit design techniques for high performance, low power

Experience with advanced process design rules and supervising mask design

Knowledge developing automation for compilers and standard cells

Post-Silicon test and debug experience

Ability to work well in a team and be productive under aggressive schedules

Excellent problem solving, written and verbal communication

Master's Degree or Bachelor's Degree with 7+ years of experience

Responsibilities

The role will be at the center of a state-of-the-art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly

Responsible for designing and delivering custom circuits from scratch

Drive design and development of SRAM, register file, custom cells to enable high performance and low power designs

Work with microarchitecture team to gather specifications

Drive optimal implementation Conduct early sizing estimates and PPA analysis

Perform design entry and simulations for optimal design sizing

Work closely with mask designers on custom design implementation, DFM and yield enhancement features

Collaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom design

Interact with technology team

Participate in developing design and test plans Collaborate with the CAD team and drive design flow enhancements

Job description

Rivos Custom Circuits team is seeking highly motivated candidates to develop state of the art custom SRAM memories, Register file memories, memory compilers and standard cells to improve circuit performance, optimize dynamic and static power and support silicon bring up. The role will be at the center of a state-of-the-art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly.


Responsibilities

  • Responsible for designing and delivering custom circuits from scratch.
  • Drive design and development of SRAM, register file, custom cells to enable high performance and low power designsWork with microarchitecture team to gather specifications
  • Drive optimal implementation Conduct early sizing estimates and PPA analysis. Perform design entry and simulations for optimal design sizingWork closely with mask designers on custom design implementation, DFM and yield enhancement featuresCollaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom designInteract with technology team
  • Participate in developing design and test plans Collaborate with the CAD team and drive design flow enhancements

Qualification

  • Candidates must have 7+ years of experience in transistor level custom circuit design from RTL-GDS for CPU and SoC, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization.
  • Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells
  • Experience designing transistor-level custom circuits in advanced FinFET technology nodes
  • Solid understanding of device physics, process technology and circuit design techniques for high performance, low power
  • Experience with advanced process design rules and supervising mask design
  • Knowledge developing automation for compilers and standard cells
  • Post-Silicon test and debug experience
  • Ability to work well in a team and be productive under aggressive schedules.
  • Excellent problem solving, written and verbal communication

Education and Experience

  • Master's Degree or Bachelor's Degree with 7+ years of experience
Read more
Did not find a job you were looking for?
icon
Search for relevant jobs from 10000+ companies such as Google, Amazon & Uber actively hiring on Cutshort.
companies logo
companies logo
companies logo
companies logo
companies logo

Similar companies

Inferigence Quotient cover picture
Inferigence Quotient's logo

Inferigence Quotient

http://www.inferq.com
Founded
2017
Type
Products & Services
Size
20-100
Stage
Bootstrapped

About the company

Deep Tech Startup Focusing on Autonomy and Intelligence for Unmanned Systems. Guidance and Navigation, AI-ML, Computer Vision, Information Fusion, LLMs, Generative AI, Remote Sensing

Jobs

1

Inncircles Technology cover picture
Inncircles Technology's logo

Inncircles Technology

https://inncircles.com/
Founded
2019
Type
Products & Services
Size
100-1000
Stage
Bootstrapped

About the company

Inncircles helps construction teams achieve more with AI-powered solutions that foster innovation, integrate seamlessly with existing tools, and guide them through every stage of their project lifecycle. 

Jobs

4

Clink cover picture
Clink's logo

Clink

https://www.clinkrewards.com/
Founded
2025
Type
Product
Size
0-20
Stage
Bootstrapped

About the company

Clink is reimagining restaurant growth — no commissions, no food bloggers, just AI-powered loyalty and real customer influence.


Our platform helps restaurants turn diners into repeat customers and brand advocates using smart rewards and Instagram-powered virality. With every visit, customers earn personalized rewards and post about their experience on instagram driving organic traffic, not paid ads.


If you're excited by AI, social growth, and building the future of hospitality tech — Clink is the place to be.

Jobs

5

suntekai cover picture
suntekai's logo

suntekai

https://suntek.ai
Founded
2024
Type
Services
Size
0-20
Stage
Profitable

About the company

Jobs

8

SarthhakAI cover picture
SarthhakAI's logo

SarthhakAI

https://sarthhakai.com
Founded
2024
Type
Product
Size
0-20
Stage
Bootstrapped

About the company

Jobs

1

The HR Folks cover picture
The HR Folks's logo

The HR Folks

https://www.thehrfolks.com
Founded
2025
Type
Services
Size
0-10
Stage
Bootstrapped

About the company

Jobs

6

ZestFindz Private Limited cover picture
ZestFindz Private Limited's logo

ZestFindz Private Limited

https://zestfindz.com/
Founded
2025
Type
Products & Services
Size
0-20
Stage
Bootstrapped

About the company

ZestFindz Private Limited is a Hyderabad-based startup founded in February 2025.

We simplify online retail by offering a curated marketplace for everyday essentials, fashion, home goods, skincare, and more backed by powerful seller tools. Our goal: make selling and shopping seamless with solid tech, transparent operations and customer-first design.

Jobs

0

InstaWP  cover picture
InstaWP 's logo

InstaWP

https://instawp.com/
Founded
2022
Type
Product
Size
0-20
Stage
Raised funding

About the company

Jobs

1

CodeDecoders cover picture
CodeDecoders's logo

CodeDecoders

https://codedecoders.io
Founded
2023
Type
Products & Services
Size
0-20
Stage
Profitable

About the company

Jobs

1

Synorus cover picture
Synorus's logo

Synorus

https://synorus.com
Founded
2025
Type
Products & Services
Size
0-20
Stage
Bootstrapped

About the company

Jobs

1

Want to work at Rivos Inc?
Rivos Inc's logo
Why apply via Cutshort?
Connect with actual hiring teams and get their fast response. No spam.
Find more jobs