Rivos Inc
https://rivosinc.comAbout
Company social profiles
Jobs at Rivos Inc
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Schematic capture, board block design, defining routing constraints, layout review, and simulation
- System design for chip bring-up boards and final systems
- Lab bring-up, test, and debugging
- Co-designing with power and signal integrity analysis specialists
- High-speed interface characterization
- Debugging system-level issues
- Resolving system-level issues related to silicon validation and characterization
- Work with ODMs to facilitate the NPI (New Product Introduction) process
Requirements
- Experience designing SoC/CPU boards (schematic, layout, manufacturing, debug)
- Familiarity with a variety of board-level interfaces: I2C, SPI, DDR, etc
- Knowledge of high-speed, high-power, system design
- Design and analysis of power supplies
- CPU/SoC/Microcontroller system architecture familiarity
- Test automation expertise using Python or other languages
- Board-level analog and digital circuit design expertise
- HDL experience is a plus
- Excellent skills in problem-solving, written and verbal communication, excellent organization skills, and highly self-motivated.
- Ability to work well in a team and be productive under aggressive schedules.
- Desire to learn new skills and attack novel problems.
- Able to travel to ODM’s factory and/or Rivos’s oversea office for on-site support and meetings
Education and Experience
- Master’s Degree or Bachelor’s Degree in the technical subject area.
Note
Annual job salary: The annual job salary mentioned in the posting is a default number taken by cutshort and is inaccurate.
Resumes
Interested folks with 3+ years of experience, Please reach out to the Job Poster to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Responsible for performing verification for AMS designs.
- Create UVM benches for mixed signal blocks and developing test scenarios.
- Work closely with the architecture and design teams on verification plan and methodology to achieve complete verification coverage
- Write assertions and checkers for the properties and corner cases
- Analyze verification coverage and improve the test cases
- Integrate analogue design IPs from vendors and internal teams and develop verification environments for simulation and emulation
Requirements
- Detailed knowledge of verification using SystemVerilog
- Experience with creating UVM based testbenches for Analog Mixed-Signal applications
- Experience with assertion based verification for analog blocks
- Experience with power aware verification with UPF will be a plus
- UVM-AMS experience preferred
- Experience with sv-real preferred
- Scripting skills in perl / python is preferred
- Excellent communication skills
- Team player with an ability to encourage team members
Education & Experience
- MS (preferred in EE and CE) plus 5 years
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 5+ years to 20 years of experience into AMS Verification, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Responsible for design and spec development and design of analog blocks for advanced mixed-signal / analog circuits.
- Write detailed design specification and will be in close collaboration with the system architect, circuit designers and design verification engineers.
- Work on behavioral modeling of analog blocks and support design verification to ensure bug free silicon.
- Lead development of analog blocks in collaboration with external vendors and lead integration, test plan and characterization efforts.
Requirements
- Strong track record of architect, develop, verification and validation of complete silicon IPs
- Deep understanding of bandgaps, bias, opamps, switched-cap circuits, LDOs, PLLs, feedback and compensation techniques, DCDC converters
- In-depth knowledge and good understanding of analog design techniques.
- Experience in digital integration of analog IPs with chip level integration team
- Experience in developing behavior modeling a plus
- Experience IP design management or vendor management a plus
- Strong device physics knowledge as it applies to analog IC design
- Hand-on experience with IP lab characterization using spectrum analyzers, oscilloscopes, signal generators, etc.
- Experience in working with production test engineers to produce test plans and design for testability details
- Excellent communication skills
- Team player with an ability to encourage team members
Education & Experience
- MS (preferred in EE) plus 8 years
- PhD (preferred in EE) plus 5 years
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 3+ years to 20 years of experience into AMS Design, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
PythonResponsibilities
- Define DFT strategy and methodologies
- Design the DFT features
- Define test structures, debug structures, and test plans
- Create test vectors or oversee their creation
- Collaborate with physical design team to close requirements
- Validate DFT requirements are being met
- Work with designers to increase test coverage, debug observability and flexibility
- Verify post-PD designs meet DFT requirements
- Work with verification engineers, stepping in to do run tests when needed
Requirements
- Good knowledge of digital logic design, microprocessor, debug feature, DFT architecture, CPU architecture, and microarchitecture
- Knowledge of DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump
- Knowledge of Verilog and experience with simulators and waveform debugging tools
- Knowledge of Verilog / SystemVerilog
- Knowledge of Python, , Shell scripting, Makefiles, TCL a plus
- Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
- Ability to work well in a team and be productive under aggressive schedules.
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 3+ years of experience to 20 years of experience into Silicon DFT, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Responsibilities
- Work closely with architecture and RTL designers on verifying the functionality correctness of the design
- Reviewing Architecture and Design Specifications
- Develop test plans and test environments
- Develop tests in assembly, C/C++, or vectors according to test plans
- Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered
- Develop checkers in SystemVerilog or C-base transactors to verify the design
- Write assertions and apply formal verification to the designImplementing test benches, generating directed/constrained random tests
- Debugging failures, running simulations, tracking bugs
- Handling schedules and supporting multi-functional engineering effortAssisting in verification flows, automation scripts and regressions
Requirements
- In-depth knowledge of digital logic design, CPU/SOC architecture and microarchitecture.
- Sophisticated knowledge of SystemVerilog.
- Experienced level knowledge C/C++.Relevant knowledge of verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection.
- Basic knowledge of formal verification methodology is a plus.
- Excellent knowledge of one of the scripting languages such as Python, TCL is a plus.
- Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
- Ability to work well in a team and be productive under aggressive schedules.
Education and Experience
- PhD, Master’s Degree or Bachelor’s Degree in technical subject area.
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 2+ years to 20 years of experience into Silicon CPU or SOC Verification, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Join the most cutting-edge and well-funded hardware startup in Silicon Valley as a CAD Engineer. Our mission is to reimagine silicon and create computing platforms that will transform the industry. You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability. We offer a fun, creative and flexible work environment, with a shared vision to build products to change the world.
Responsibilities
- Work with chip leads to understand the logic design and verification methodology and high level requirements in support of RTL design
- Collaborate with chip leads to determine other areas to support current or future designs that can benefit from automation and tooling
- Define and implement new infrastructure capabilities, tool flows, and environments that can be used to accelerate design and development
Requirements
- Strong fundamentals in digital ASIC design; experience using SystemVerilog
- Strong skills in various front end design tools and techniques such as logic equivalence, lint checks, clock and reset domain crossing and DFT
- Knowledge of SOC/CPU architecture
- Familiarity with high performance and low power design techniques
- Hands on experience in digital design
- Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated
- Ability to work well in a team and be productive under aggressive schedules.
Education and Experience
- PhD, Master’s Degree or Bachelor’s Degree in technical subject area.
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 3+ years of experience to 20 years of experience into Silicon CAD, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Key qualifications•
The ideal candidate will have 4+ years of experience in backend design automation and standard cell characterization
• Prior experience and proven success of successfully designing high performance standard cells is desired
• Solid knowledge of circuit analysis, reliability, extraction, and SPICE simulation to validate design performance
• Knowledge of industry standard hardware design CAD software and required standard cell design view generation and validation.
• Solid foundation of scripting fluency in TCL, Perl/Python
• Basic knowledge of advanced FinFet device and standard cell circuit and layout
• Ability to work well in a team and be productive under aggressive schedules.
• Excellent problem solving, written and verbal communicationResponsibilities• Responsible for timing and power characterization and generation of standard cell EDA views,
• Other job duties include performing QA including EM/IR and design checks
• adding automation to improve design productivity
Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>
Resumes:
Interested folks with 4+ years of experience in Standard cell, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details.
The recruiter has not been active on this job recently. You may apply but please expect a delayed response.
Custom Memory Design
SRAM/custom circuit design and standard cell design
|
Qualifications • Candidates must have 7+ years of experience in transistor level custom circuit design from RTL-GDS for CPU and SoC, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization • Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells • Experience designing transistor-level custom circuits in advanced FinFET technology nodes • Solid understanding of device physics, process technology and circuit design techniques for high performance, low power • Experience with advanced process design rules and supervising mask design • Knowledge developing automation for compilers and standard cells • Post-Silicon test and debug experience • Ability to work well in a team and be productive under aggressive schedules • Excellent problem solving, written and verbal communication • Master's Degree or Bachelor's Degree with 7+ years of experience |
Responsibilities • The role will be at the center of a state-of-the-art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly • Responsible for designing and delivering custom circuits from scratch • Drive design and development of SRAM, register file, custom cells to enable high performance and low power designs • Work with microarchitecture team to gather specifications • Drive optimal implementation Conduct early sizing estimates and PPA analysis • Perform design entry and simulations for optimal design sizing • Work closely with mask designers on custom design implementation, DFM and yield enhancement features • Collaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom design • Interact with technology team • Participate in developing design and test plans Collaborate with the CAD team and drive design flow enhancements |
Job description
Rivos Custom Circuits team is seeking highly motivated candidates to develop state of the art custom SRAM memories, Register file memories, memory compilers and standard cells to improve circuit performance, optimize dynamic and static power and support silicon bring up. The role will be at the center of a state-of-the-art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly.
Responsibilities
- Responsible for designing and delivering custom circuits from scratch.
- Drive design and development of SRAM, register file, custom cells to enable high performance and low power designsWork with microarchitecture team to gather specifications
- Drive optimal implementation Conduct early sizing estimates and PPA analysis. Perform design entry and simulations for optimal design sizingWork closely with mask designers on custom design implementation, DFM and yield enhancement featuresCollaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom designInteract with technology team
- Participate in developing design and test plans Collaborate with the CAD team and drive design flow enhancements
Qualification
- Candidates must have 7+ years of experience in transistor level custom circuit design from RTL-GDS for CPU and SoC, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization.
- Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells
- Experience designing transistor-level custom circuits in advanced FinFET technology nodes
- Solid understanding of device physics, process technology and circuit design techniques for high performance, low power
- Experience with advanced process design rules and supervising mask design
- Knowledge developing automation for compilers and standard cells
- Post-Silicon test and debug experience
- Ability to work well in a team and be productive under aggressive schedules.
- Excellent problem solving, written and verbal communication
Education and Experience
- Master's Degree or Bachelor's Degree with 7+ years of experience
Similar companies
About the company
Appknox, a leading mobile app security solution HQ in Singapore & Bangalore was founded by Harshit Agarwal and Subho Halder.
Since its inception, Appknox has become one of the go-to security solutions with the most powerful plug-and-play security platform, enabling security researchers, developers, and enterprises to build safe and secure mobile ecosystems using a system-plus human approach.
Appknox offers VA+PT solutions ( Vulnerability Assessment + Penetration Testing ) that provide end-to-end mobile application security and testing strategies to Fortune 500, SMB and Large Enterprises Globally helping businesses and mobile developers make their mobile apps more secure, thus not only enhancing protection for their customers but also for their own brand.
During the course of 9 years, Appknox has scaled up to work with some major brands in India, South-East Asia, Middle-East, Japan, and the US and has also successfully enabled some of the top government agencies with its On-Premise deployments & compliance testing. Appknox helps 500+ Enterprises which includes 20+ Fortune 1000 and ministries/regulators across 10+ countries and some of the top banks across 20+ countries.
A champion of Value SaaS, with its customer and security-first approach Appknox has won many awards and recognitions from G2, and Gartner and is one of the top mobile app security vendors in its 2021 Application security Hype Cycle report.
Our forward-leaning, pioneering spirit is backed by SeedPlus, JFDI Asia, Microsoft Ventures, and Cisco Launchpad and a legacy of expertise that began at the dawn of 2014.
Jobs
3
About the company
Tech Prescient delivers cutting-edge software product development and technology services, with a core focus on Identity and Data solutions for modern enterprises.
At the forefront of Digital Engineering and Enterprise Modernization, we accelerate innovation with our AI powered platforms, Identity Confluence and Data Confluence.
With deep technical expertise and domain insight, we help enterprises unlock smarter, faster, and more secure outcomes built for what's next.
Our vision is to be the most reliable and trusted technology partner for our customers. We aspire to be a globally admired company in our category and be recognized for speed of execution, quality of deliverables and high customer satisfaction.
We partner with our clients at all stages including ideation, design, development, testing, deployment, and support.
Jobs
2
About the company
Quantiphi is an award-winning AI-first digital engineering company driven by the desire to reimagine and realize transformational opportunities at the heart of the business. Since its inception in 2013, Quantiphi has solved the toughest and most complex business problems by combining deep industry experience, disciplined cloud, and data-engineering practices, and cutting-edge artificial intelligence research to achieve accelerated and quantifiable business results.
Jobs
8
About the company
We’ve achieved 300% growth in the cybersecurity field. We’ve partnered with the most impactful organisations - whether it is the largest cybersecurity company or the fastest growing unicorn. We're building an amazing place to work and we invite you to join us.
Engineering Centric Culture
At Metron, we strive to maintain and cultivate a developer-centric culture. Here’s what this means in action:
Meaningful and ever-evolving work
We’ve built integrations and custom solutions for 200+ security platforms and keep adding more to the list. You will be constantly learning about new platforms, acquiring new skills, and being exposed to cutting-edge security technology and other tools.
Work directly with clients and end-users
We encourage our developers to have a client-facing approach. At Metron, you will be able to demonstrate and discuss your code with the people who will be using it on a regular basis.
A balanced workspace
Everyone has a personal life outside of the office. We do not expect you to work weekends or overtime (and actively encourage you not to do so). We also aim to provide you with all the required perks and benefits to keep you in good health and spirits.
A level hierarchy
There are only 2 roles in the organisation - Development and QA. Every employee will either be writing code or testing for quality. We don’t believe in helicopter managers who hover above you and do not understand your work.
Hybrid work mode
Like to work at the office? We can accommodate you. Prefer to work from home? No problem! Need a combination of both? Whatever model works for you, works for us.
Jobs
8
About the company
Jobs
17
About the company
Blitzy is a Boston, MA based Generative AI Start-up with an established office in Pune, India. We are on a mission to automate custom software creation to unlock the next industrial revolution. We're backed by multiple tier 1 investors, have success as founders at the last start-up, and dozens of Generative AI patents to our names.
Our Culture
Our Co-Founder and CTO is a Serial Gen AI Inventor who grew up in Pune, India, is a BITS Pilani graduate, and worked at NVIDIA's Pune office for 6 years. There, he was promoted 5 times in 6 years and was transferred to the NVIDIA Headquarters in Santa Clara, California. After making significant contributions to NVIDIA, he proceeded to attend Harvard for his dual Masters in Engineering and MBA from HBS. Our other Co-Founder/CEO is a successful Serial Entrepreneur who has built multiple companies. As a team, we work very hard, have a curious mind-set, and believe in a low-ego high output approach.
Funding Journey
In September 2024, Blitzy secured $4.4M in seed funding from prominent investors including Link Ventures, Asymmetric Capital Partners, Flybridge, and four other strategic investors, demonstrating strong market confidence in their autonomous software development platform.
Our Values
- We move Blitzy Fast: Time is both our company's and our client's most precious asset. We move fast and fearlessly to innovate internally and deliver exceptional software externally to our clients.
- We have a Championship Mindset: We operate like a professional sports team. We win as a team by holding ourselves and each other to high standards, collaborating in-person, and remaining focused on the mission.
- We have a Passion for Invention: We are inventors at heart. We value starting with best practices and open source, but we are pushing the frontier of what is possible.
- We Work for the Customer: We focus on delivering outsized value to the customers we work with and expanding those relationships to deep, meaningful partnerships.
What We Ask of Candidates
Please ask yourself if you are ready for a challenge before applying. Even in optimal conditions, Start-Ups are hard, and are always a lot of work. What you do week to week will change. If this feels exciting, not concerning, that's a good sign.
Jobs
5
About the company
Ande is an AI-native, full-stack TypeScript platform built on React, Node.js, GraphQL, and Postgres, running on AWS and powering web, mobile, internal operations, deep integrations, and agentic workflows.
Our product sits at the intersection of enterprise workflows, hospitality operations, payments, compliance, procurement, and AI — giving engineers the opportunity to solve problems that combine polished user experiences with complex real-world systems.
Engineering at Ande is deeply product-oriented and systems-heavy. We care about:
- Type safety and shared abstractions
- Fast iteration and observable production systems
- High-quality user experiences
- Building durable foundations for a category-defining platform
PMs and engineers work closely with the business domain, contributing directly to:
- Booking experiences
- Client entertainment policies
- Venue operations
- Spend visibility and approvals
- Payments and procurement workflows
- Enterprise integrations
- AI-driven workflows that reduce manual coordination across enterprises and hospitality partners
Founders
- Lohit Sarma
- Ashish Bidadi
- Michael McDermott
Jobs
0
About the company
Jobs
1
About the company
Jobs
2
