Cutshort logo
Alten calsoft labs's logo

d

Alok Tiwari's profile picture
Posted by Alok Tiwari
3 - 15 yrs
₹5L - ₹24L / yr
Bengaluru (Bangalore), Bengaluru (Bangalore)
Skills
uvm
systemverilog
rtl
semiconductor
cdc
lint
Verilog
VLSI
ALTEN Calsoft Labs expertise in VLSI services can transfer your product ideas into cost-effective System on Chip (SoC) designs for Networking, Mobile Multimedia and Consumer Electronics solutions with a faster time to market. Some of the key highlights of our Semiconductor Practice include - Multiple engagements with Tier-1 silicon vendors and fabless semiconductor companies from Spec-to-Netlist Focus on latest verification methodologies - OVM, VMM and UVM Verification & validation experience of complex SOC designs up to 28 nm process technology Expertise in implementing complex ASICs in 130nm, 90nm, 65nm & 40nm
Read more
Users love Cutshort
Read about what our users have to say about finding their next opportunity on Cutshort.
Subodh Popalwar's profile image

Subodh Popalwar

Software Engineer, Memorres
For 2 years, I had trouble finding a company with good work culture and a role that will help me grow in my career. Soon after I started using Cutshort, I had access to information about the work culture, compensation and what each company was clearly offering.
Companies hiring on Cutshort
companies logos

About Alten calsoft labs

Founded :
2013
Type :
Services
Size :
100-1000
Stage :
Profitable
About
ACL Digital is a design-led Digital Experience, Product Innovation, Solutions, and Consulting offerings leader. From strategy, to design, implementation, and management we help accelerate innovation and transform businesses. Keeping customer journeys and design at the core, it is committed to enable large Enterprises, SMBs and start-ups to transform. A pioneer in delivering Business Innovation, Integration and Transformation through disruptive technologies, ACL Digital brings in competitive advantage, innovation, and fresh perspectives to business challenges. With a multi-cultural and transnational talent and as part of the ALTEN Group comprising over 50000+ employees spread across more than 30 countries, it promotes a collaborative knowledge-building environment.
Read more
Connect with the team
Profile picture
Alok Tiwari
Profile picture
Lokesh B
Profile picture
Vishakh c
Company social profiles
bloglinkedin

Similar jobs

Avantel Limited
at Avantel Limited
2 candid answers
Kousik Bonda
Posted by Kousik Bonda
Hyderabad, Visakhapatnam
5 - 10 yrs
₹20L - ₹30L / yr
Embedded C
Microcontrollers
RTL
FPGA
UART
+5 more
  1. Coding and Debugging in C language.
  2. Knowledge on ARM based architectures of 8/16/32 Microcontrollers,UART, ADC, DAC,Ethernet, SPI,CAN,I2C and I2S.
  3. FPGA RTL coding and Simulation using Verilog/VHDL


Qualification - BE/B.Tech (ECE), M.Sc.(Electronics)


Only Defense and Aerospace, Electronics, Semi-Conductors,

(No Automative industry)


AVANTEL LIMITED is a technology driven public limited company with focus on developing innovative wireless communication products and solutions to meet unique requirements of defense, railways, and telecom sectors. The organization is certified against AS 9100D and ISO 9001:2015 standards for Quality Management System. For more details visit www.avantel.in.

Read more
DesignNex Technologies
at DesignNex Technologies
2 candid answers
Akshay Soni
Posted by Akshay Soni
Remote, Noida
2 - 5 yrs
₹10L - ₹20L / yr
UVM
Verilog

Are you a motivated and knowledgeable engineer ready to make a significant impact in the world of advanced technology? Designnex is on the lookout for a dynamic Design Verification Engineer to join our innovative team. In this exciting role, you will collaborate closely with customers to verify cutting-edge Interface IP (IIP) in their ASIC SoC/systems for groundbreaking next-generation products.


Key Responsibilities:


  • Collaborate with customers to verify cutting-edge IPs in their ASIC SoC/systems.
  • Provide support throughout the ASIC design cycle, focusing on design verification.
  • Engage with the latest industry specifications and applications.
  • Work with a diverse, worldwide team and interact with industry experts and leaders.


Key Qualifications:


  • Experience: At least 2 years of related ASIC design verification experience. Strong academic backgrounds with relevant knowledge considered.


Skills:


  • Experience in IP design verification flow of ASIC/SoC design (e.g., simulation, verification, RTL synthesis).
  • Advanced lab experience (e.g., ATE, high-speed interface IP bring-up).
  • Strong communication skills and ability to interact with peers from different geographies.
  • Proficiency in UVM and SystemVerilog.
  • Good to Know: PCIE and CXL specifications and design verification.


Preferred Experience:


  • Technical knowledge of Interface IPs such as PCIe, Ethernet Protocols, Specification, Design, Verification, and Implementation.
  • Proven track record in meeting tight schedules and handling multiple projects concurrently.
  • Experience in various ASIC design cycles, including HIP/SIP integration into high-scale SoCs, design verification flows, physical implementation, SI/PI, and silicon bring-up in the lab.



Join Designnex and be part of a team at the forefront of technological advancements. Apply today and help shape the future of ASIC design and integration!

Read more
Samniya Techsys
Jaganmohan Karla
Posted by Jaganmohan Karla
Remote only
5 - 7 yrs
₹1L - ₹35L / yr
VLSI
RTL
EMIR

Job Description :

 

Own partition floorplanning for optimizing blocks for Power, Performance and Area.

Own execution from synthesis to place and route of partitions through all signoff including timing signoff, physical verification, EMIR signoff , Formal Equivalence, and Low Power Verification.

Have close collaboration with RTL team to help drive and resolve design issues related to block closure.

Understand tools, flows, and overall design methodology in design construction, signoff, and optimization with a data driven approach.

Implement robust clock distribution solutions using appropriate methods that meet design requirements.

Make good independent technical trade-offs between power, area, and timing (PPA)

Read more
Collins Aerospace
Bengaluru (Bangalore)
8 - 15 yrs
₹15L - ₹15L / yr
FPGA
UVM
Verilog
OVM
DO-254

Responsibilities

 Develop an effective test suite based on the FPGA requirements.

 Testbench architecture with System Verilog and UVM

 Develop test environments based on the architecture.

 Develop Agents, Drivers, Monitors, Predictors, Scoreboard, and Sequences etc.

 Actively participate in a team environment, working with verification,

architecture, applications, and design teams to develop comprehensive

verification plans and address issues.

 Verification environment development/update for block level and system level.

 Own and drive verification related activities, provide technical support, and

proactively manage tasks to meet schedule goals.

 Define and develop effective functional assertions and coverpoints

 Debug the design issues and report through appropriate tools

 Code Coverage analysis and test case identification for improving the code

coverage.

 Perform timing simulations.

 Apply techniques and skills required to identify a root cause of a given issue and

very good debugging skills.

 Technical guidance to the junior engineers on verification tasks.

Qualifications

 Bachelor's/Master's degree in Engineering (Electronics and Communication or

VLSI )

 10+ years of Industry experience in development, integration & verification of

ASIC/FPGA.

 Protocols – PCIe, SPI, ARINC 429, Mil 1553, Image processing or similar.

 Hands on experience in developing System Verilog/UVM verification

environment from scratch.

 Hands on experience with Questa or similar advanced simulation tools.

 Hands on experience in DO-254 verification process.

 Experience in DOORS/Jama will be a plus.

 Experience in Video domain will be a plus.

Read more
maven silicon
at maven silicon
2 recruiters
Shravani S
Posted by Shravani S
Bengaluru (Bangalore)
1 - 8 yrs
₹2.5L - ₹7L / yr
teach
training
Very Large Scale Integration (VLSI)
Verification and validation
VHDL
+1 more

 

Job Description

Extensive hands on and teaching experience on Digital / SV /UVM/ Verilog / VHDL /DFT tools

Extensive experience in Back-end design

Experience on Mentor Graphics EDA flow is an added advantage

Responsible for development and support of Projects.

Responsible for Debugging the source codes in Verilog, SV, and UVM.

Responsible for Training Delivery and Support

 

Desired Candidate Profile

Sound Knowledge on Digital / Verilog / VHDL / SV / UVM / DFT / Back-end design

3 to 8 years industry/teaching experience

Good communication skill

Read more
Acceptance Re Innovation Technology
Sibasish Mishra
Posted by Sibasish Mishra
Bengaluru (Bangalore)
0 - 7 yrs
₹10000 - ₹13000 / mo
Embedded Systems
Embedded C
Embedded C++
Internet of Things (IOT)
Xilinx
+3 more

StartUp engaged in inventing and innovating Smart Energy Meters and related Technologies (OEM) requires Embedded Engineers. Following re-innovation principle and Technology First direction, we design Technologies to deliver our Vision of the highest Quality Products and Technologies. The candidate's responsibilities include IoT (COSEM/DLMS), technology integration. Required skills include Embedded C and C++ and knowledge of Electrical and Electronics.

Read more
Smart Soc Solutions
at Smart Soc Solutions
6 recruiters
vennela meruga
Posted by vennela meruga
Hyderabad, Bengaluru (Bangalore)
3 - 20 yrs
₹3L - ₹50L / yr
Verilog
SystemVerilog
UVM
OVM
DDR SDRAM
+3 more

1.SV, UVM, USB, DDR, PCIE, Ethernet, Axi, MIPI.  Any one of the protocols will
be added advantage.                                                   
2.Experience in verification of complex IPs or SoCs.
3. Expertise in SoC Verification using C and SV/UVM.Expertise in AMBA
protocols  
4. AXI/AHB/APB and experience in working with ARM Processors.
5. Expertise in Test Plan creation and Verification technologies like Code
Coverage, Functional Coverage and Assertions.
Read more
Young Minds Technology Solutions Pvt Ltd
Venkat Sai Narayan
Posted by Venkat Sai Narayan
Tirupati
0 - 2 yrs
₹1.2L - ₹3L / yr
Very Large Scale Integration (VLSI)
RTL
Verilog
Analog electronics
Application Specific Integrated Circuit (ASIC)
+1 more

Skills/Experience


Experience with complete flows involving timing closure of high speed digital design using scripting languages and design automation.


Has deep knowledge of Xilinx FPGA implementation and tools.


Experience in state of the art tools and flows.


Working knowledge in Verilog and System Verilog.

 Job Requirements

 

Bachelors in Electronics Engineering.

 

Strong knowledge of ASIC and/or FPGA design methodology and should be well versed in front-end design, simulation, and verification CAD tools.

 

Relevant FPGA/ASIC engineering design and verification experience is entertained.

 

Excellent verbal, written and communication skills are required.

 

Excellent follow-through, motivation, and persistence

 

Strong technical judgment and decision making abilities.

 

Knowledge of digital board design and signal integrity principles is a plus.

Read more
5G Test Bed IIT Hyderabad
Srinivasa Rao  K V N
Posted by Srinivasa Rao K V N
Hyderabad, Sangareddy
1 - 2 yrs
₹4L - ₹7L / yr
Linux/Unix
Analog And Digital Circuits
Mixed-signal integrated circuit
Application Specific Integrated Circuit (ASIC)
VLSI
+2 more

Job Title: Project Associate - Mixed Signal Design Profile
Industry: Wireless communication, 5G
Organization: 5G TestBed-IIT Hyderabad- Hyderabad

Job Description
Work Profile:
· Work on development of custom Analog circuit boards for applications related to RF, interfaces etc.
· Implement new features and bug fixes
· Verify analog/mixed-signal integrated circuits
· Develop test cases to verify new features and bug fixes
· Review and update the user manuals for software tools.
· Supporting digital modelling of analog circuits for mixed-signal verification
· Creating design specifications and circuit schematics
· Work both independently and in a team environment, with the opportunity to provide technical leadership to other members of the engineering team
· Create and/or modify specification documents detailing system design and enhancements to meet marketing requirements
· Collaborate with others in the creation of technical reports, whitepapers, and user documentation

Requisites:
· EE/EEE/ECE graduate, undergraduate degree from reputed Tier 1 or Tier 2 colleges .
· Strong knowledge of analog integrated circuit design fundamentals
· Proven experience taking designs from concept to production
· Experience in analog/mixed-signal IC design & verification
· Understanding of BJT, CMOS and Op-Amp technologies.
· Good understanding of analog/mixed-signal design flows (Cadence, Synopsys)
· Transistor and system level simulation skills
· Discrete time and continuous time signal processing skills
· Strong lab and silicon validation skills
· Verilog based digital design and test bench development, is a plus
· Strong communication skills, both written and verbal
About us:
For more details please visit: http://5g.iith.ac.in/
IIT Hyderabad in collaboration with top Indian institutes including IITM, CEWiT, IITD, IITK, IISC and SAMEER is building the largest 5G testbed of the country, with the support of Department of Telecommunications (DoT) Govt. of India. This project will create a 5G prototype and testing platform that will be developed under the guidance of IIT-H faculty.
The project will deliver an end-to-end 5G testbed comprising 5G BS and UE nodes that support enhanced mobile broadband (eMBB), Ultra low latency communication (URLLC), and massive MTC including NB IoT services. The operating frequently includes both sub 6 GHz and mmwave frequencies. The system will exceed IMT 2020 5G performance requirements including Low Mobility Large Cell (i.e.., LMLC) targets introduced by India at ITU.
The 'Indigenous 5G Testbed' project is a long-term effort with a team of 100+ researchers/engineers based out of IIT-H campus.


Read more
Indium Global Services
Bengaluru (Bangalore)
5 - 7 yrs
₹10L - ₹20L / yr
VLSI
SOC
"IP"
"system verilog"
"UVM"
We are hiring Verification Engineers (DV) with good exposure to System Verilog and UVM methodologies. Work Location: Bangalore Experience: 5+ Years Job Description: 5+ Yrs Experience in Design Verification. Expertise in verifying complex designs from System as well as block level, through Design flow. Experience in building SV-UVM test Environment.
Read more
Why apply to jobs via Cutshort
people_solving_puzzle
Personalized job matches
Stop wasting time. Get matched with jobs that meet your skills, aspirations and preferences.
people_verifying_people
Verified hiring teams
See actual hiring teams, find common social connections or connect with them directly. No 3rd party agencies here.
ai_chip
Move faster with AI
We use AI to get you faster responses, recommendations and unmatched user experience.
21,01,133
Matches delivered
37,12,187
Network size
15,000
Companies hiring
Did not find a job you were looking for?
icon
Search for relevant jobs from 10000+ companies such as Google, Amazon & Uber actively hiring on Cutshort.
companies logo
companies logo
companies logo
companies logo
companies logo
Get to hear about interesting companies hiring right now
Company logo
Company logo
Company logo
Company logo
Company logo
Linkedin iconFollow Cutshort
Users love Cutshort
Read about what our users have to say about finding their next opportunity on Cutshort.
Subodh Popalwar's profile image

Subodh Popalwar

Software Engineer, Memorres
For 2 years, I had trouble finding a company with good work culture and a role that will help me grow in my career. Soon after I started using Cutshort, I had access to information about the work culture, compensation and what each company was clearly offering.
Companies hiring on Cutshort
companies logos