FPGA Developer

at Nexatom Research and Instruments Pvt Ltd

FPGA Developer

Nexatom Research and Instruments Pvt Ltd

FPGA Developer at Nexatom Research and Instruments Pvt Ltd · Remote, Bengaluru (Bangalore) · 3 - 10 years · ₹12L - ₹25L / yr · Bootstrapped · Remote friendly · Posted 24 Dec 2024

FPGA Developer

at Nexatom Research and Instruments Pvt Ltd

Posted by subodh vashist

3 - 10 yrs

₹12L - ₹25L / yr

Remote, Bengaluru (Bangalore)

Skills

VHDL

Digital electronics

Analog And Digital Circuits

Electronics

Analog electronics

FPGA

Algorithms

Verilog

Responsibilities

• End-to-End Embedded/DSP system design.

• Complex logic implementation using RTL coding techniques (preferably VHDL and HLS)

• Able to implement various complex algorithms and curve fitting/Neural network based algorithms inside the FPGA hardware.

• Writing modular RTL codes and design techniques using IPs.

• Simulating the design at various stages of development.

• CDC, STA, area/power optimizations, floor planning, linting.

• Interfacing high speed ADCs/DACs using state of the art data transfer links to FPGA.

• Using DDR RAM and SG-DMA for low latency, high-speed data transfer.

• Familiarity with high-speed communication systems viz. USB 3, PCIe, Gbe, 10 Gbe, 100

Gbe etc.

• Linux device driver development.

Skills

• VHDL/Verilog, C/C++, familiar with Xilinx development tools.

• Design knowledge of PCIe, LVDS, SPI, AXI, USB etc. interfaces.

• Ability to design using primitives instead of inferred design from RTL.

• Embedded linux device drivers, petalinux, exposure to yocto project.

• Exposure to various compression algorithms.

Desired Qualification/Experience

• Talent and zeal to work with new challenging system designs.

• Thorough understanding of digital systems.

• Hands-on experience on the RTL design, preferably with a repository of previous

projects

Responsibilities

• End-to-End Embedded/DSP system design.

• Complex logic implementation using RTL coding techniques (preferably VHDL and HLS)

• Able to implement various complex algorithms and curve fitting/Neural network based algorithms inside the FPGA hardware.

• Writing modular RTL codes and design techniques using IPs.

• Simulating the design at various stages of development.

• CDC, STA, area/power optimizations, floor planning, linting.

• Interfacing high speed ADCs/DACs using state of the art data transfer links to FPGA.

• Using DDR RAM and SG-DMA for low latency, high-speed data transfer.

• Familiarity with high-speed communication systems viz. USB 3, PCIe, Gbe, 10 Gbe, 100

Gbe etc.

• Linux device driver development.

Skills

• VHDL/Verilog, C/C++, familiar with Xilinx development tools.

• Design knowledge of PCIe, LVDS, SPI, AXI, USB etc. interfaces.

• Ability to design using primitives instead of inferred design from RTL.

• Embedded linux device drivers, petalinux, exposure to yocto project.

• Exposure to various compression algorithms.

Desired Qualification/Experience

• Talent and zeal to work with new challenging system designs.

• Thorough understanding of digital systems.

• Hands-on experience on the RTL design, preferably with a repository of previous

projects

Users love Cutshort

Read about what our users have to say about finding their next opportunity on Cutshort.

Shubham Vishwakarma

Full Stack Developer - Averlon

I had an amazing experience. It was a delight getting interviewed via Cutshort. The entire end to end process was amazing. I would like to mention Reshika, she was just amazing wrt guiding me through the process. Thank you team.

Companies hiring on Cutshort

About Nexatom Research and Instruments Pvt Ltd

Founded :

2022

Type :

Product

Size :

0-20

Stage :

Bootstrapped

About

N/A

Company social profiles

N/A

Similar jobs (10)

FPGA Design & Validation Engineer

Agency job

via by AMIT RATHOR

The recruiter has not been active on this job recently. You may apply but please expect a delayed response.

Hyderabad

3 - 8 yrs

₹1L - ₹25L / yr

RTL

FPGA

Verification and validation

design

Role: FPGA Design & Validation Engineer

Location: Kokapet, Hyderabad

Work Mode: Work from Office – 5 days/week

Key Requirements

5+ years of relevant experience in FPGA Design and Validation
Hands-on experience validating FPGA designs on physical boards
Experience with board-level debugging and hardware bring-up
Hands-on experience using Oscilloscopes for hardware/debugging activities
Experience with TCL scripting
Good understanding of Lint and CDC (Clock Domain Crossing)
Experience with Spirent or other traffic generator tools is an added advantage
Knowledge of AI Agents and Prompt Engineering is a plus

The ideal candidate would have a combination of FPGA design, board-level validation, hardware debugging and lab testing experience.

Role: FPGA Design & Validation Engineer

Location: Kokapet, Hyderabad

Work Mode: Work from Office – 5 days/week

Key Requirements

5+ years of relevant experience in FPGA Design and Validation
Hands-on experience validating FPGA designs on physical boards
Experience with board-level debugging and hardware bring-up
Hands-on experience using Oscilloscopes for hardware/debugging activities
Experience with TCL scripting
Good understanding of Lint and CDC (Clock Domain Crossing)
Experience with Spirent or other traffic generator tools is an added advantage
Knowledge of AI Agents and Prompt Engineering is a plus

The ideal candidate would have a combination of FPGA design, board-level validation, hardware debugging and lab testing experience.

Head of Engineering

Fabless Semiconductor Product Company, Serial Entrepreneurs

Agency job

via by Gaurav Gadgil

Bengaluru (Bangalore)

12 - 20 yrs

₹30L - ₹70L / yr

Analog electronics

Mixed-signal integrated circuit

PMIC

PLL

PCle

+6 more

Do you want to own the PMIC, PLL, and PCIe buffer architectures that ship in millions of vehicles? Do you want to build and lead the team solving India's toughest automotive power and clocking challenges?

Role: Head of Engineering

Level Five Cartronics | Fabless Automotive Semiconductor Design

Location: MG Road, Bengaluru, Karnataka, India (On-site)

About Us

Founded by serial Entrepreneurs, Level Five Cartronics is a fabless semiconductor design company headquartered in Bengaluru, building automotive-grade Power Management ICs (PMICs), high-precision oscillators, and high-performance phase-locked loops (PLLs) for the next generation of vehicle electronics. Our portfolio centres on low-EMI power delivery — including spread-spectrum EMI suppression — and low-jitter clocking and interface solutions for safety-critical solutions and infotainment systems. We design DC-DC converters, LDOs, and clock distribution networks (including low-jitter PCIe Gen 4, 5, and 6 buffers) in CMOS and BCD high-voltage processes across the 55nm, 90nm and 180nm nodes. We own our products end to end, from architecture through silicon characterization and productization, as part of India's growing fabless semiconductor ecosystem.

The Role

We are looking for a hands-on Head of Engineering, based at our Bengaluru headquarters, to lead our analog/mixed-signal design organization. This is a senior leadership position for an engineer who has personally taken complex automotive power, clocking, and high-speed interface products from concept to high-volume production — and who can build, mentor, and scale the cross-functional team that does it again and again.

You will set the technical direction for our PMIC, oscillator, PLL, and PCIe buffer roadmaps, own design quality and tape-out readiness, and partner closely with characterization, product, and test engineering to ensure every product meets stringent automotive reliability, jitter, and EMC requirements.

What You'll Do

1. Lead and grow the analog/mixed-signal design, layout, and verification teams across multiple product lines, based out of our Bengaluru engineering center.

2. Own the technical architecture and execution of automotive-grade PMICs, DC-DC converters, LDOs, low phase noise Fractional-N phase-locked loops (PLLs), and low-jitter PCIe Gen 4, 5, and 6 buffers.

3. Target high-speed interface applications by driving low phase noise PLL architectures explicitly optimized for PCIe Gen 4, 5, and 6 standards.

4. Drive designs across CMOS and BCD high-voltage processes at 55nm, 90nm and 180nm, from specification through tape-out and qualification.

5. Set and enforce design methodology, review gates, and tape-out criteria; review schematics, layout, and verification plans personally where it matters.

6. Partner with characterization engineers on lab bring-up, silicon debug, and correlation of measured results to simulation.

7. Work side by side with product engineers on productization, test development, yield, and sustaining.

8. Build and lead cross-functional teams; recruit, develop, and retain top analog and layout talent in India's semiconductor talent market.

9. Be a technical authority and final escalation point for difficult design and silicon issues.

What You'll Bring

- Minimum of 12 years (preferably more) of experience in analog/mixed-signal design, layout, and productization.

- Demonstrated track record of taped-out databases and shipping full products in volume, not just isolated blocks.

- Deep expertise across the full flow: schematic design, layout, and lab characterization (understanding how each one constrains the others).

- Hands-on design of DC-DC converters and LDOs in CMOS and BCD high-voltage processes.

- Expertise in clocking and interfaces: deep understanding of low phase noise design, Fractional-N PLL architectures, and low-jitter PCIe Gen 4, 5, and 6 clock buffers/drivers.

- Experience with PMICs, oscillators, and spread-spectrum / EMI suppression techniques.

- Strong working knowledge of the 55nm, 90nm and 180nm process nodes.

- Extensive experience with Cadence EDA tools across the design and verification flow.

- Mixed-signal behavioral modeling in Verilog (Verilog/Verilog-AMS).

- Proven history of working closely with characterization and product engineers through bring-up and ramp.

- Demonstrated success building, leading, and recruiting cross-functional engineering teams.

Nice to Have

- Automotive qualification experience (AEC-Q100, ISO 26262 / functional safety awareness).

- Strong EMC/EMI design and measurement background.

- Experience scaling an engineering organization in a fabless environment, ideally within India's semiconductor ecosystem.

Why Level Five Cartronics

You'll own real products in a fast-moving automotive market, work across the full design-to-silicon flow, and shape the engineering culture of a growing fabless company based in Bengaluru — one of India's leading semiconductor design hubs. If you've built power, clocking, and high-speed interface products that ship in cars and you want to lead the team that builds the next ones, we'd like to talk.

Level Five Cartronics is an equal opportunity employer.