Cutshort logo
Floorplan manager jobs

7+ Floorplan Manager Jobs in India

Apply to 7+ Floorplan Manager Jobs on CutShort.io. Find your next job, effortlessly. Browse Floorplan Manager Jobs and apply today!

icon
Smart Soc Solutions

at Smart Soc Solutions

6 recruiters
Sayantika Majumdar
Posted by Sayantika Majumdar
Bengaluru (Bangalore), Hyderabad
2 - 20 yrs
₹5L - ₹50L / yr
Physical Design
Static timing analysis
Application Specific Integrated Circuit (ASIC)
Floorplan Manager
Extraction
+1 more

Physical Design - JD

Experience: 2-20 yrs
1.Strong background of ASIC Physical Design: Floor planning, P&R, Extraction, IR Drop Analysis, Static Timing and Signal Integrity.                          
2.Hands-on experience on technology nodes like 7nm, 14nm, 10nm.
3.Good knowledge of EDA tools from Synopsys , Cadence and Mentor              
4.Hands-on experience in floor planning, placement optimizations, CTS and routing.                                  
5.Hands-on experience in cadence or Synopsys tool (Encounter, ICC, PT/PTSI, TEMPUS, DC, RC, VOLTAS)

Read more
India, Taipei (Taiwan ), USA
4 - 18 yrs
₹10L - ₹15L / yr
Circuit Design
SPICE
Simulation
Tcl
Perl
+5 more
Standard Cell Library Automation/ CAD Engineer

Rivos Custom Circuits team is seeking highly motivated candidates for custom backend design automation and standard cell characterization. The role will be at the center of a state-of-the art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly. The qualified candidate will be responsible for automating tools and methodologies for standard cell characterization
Key qualifications•


The ideal candidate will have 4+ years of experience in backend design automation and standard cell characterization


• Prior experience and proven success of successfully designing high performance standard cells is desired
• Solid knowledge of circuit analysis, reliability, extraction, and SPICE simulation to validate design performance
• Knowledge of industry standard hardware design CAD software and required standard cell design view generation and validation.
• Solid foundation of scripting fluency in TCL, Perl/Python
• Basic knowledge of advanced FinFet device and standard cell circuit and layout
• Ability to work well in a team and be productive under aggressive schedules.
• Excellent problem solving, written and verbal communicationResponsibilities• Responsible for timing and power characterization and generation of standard cell EDA views,
• Other job duties include performing QA including EM/IR and design checks
• adding automation to improve design productivity


Note:
Annual job salary: The annual job salary mentioned in this posting is a default number taken by cutshort and is inaccurate. <Not mentioned/ disclosed by Rivos>

Resumes:
Interested folks with 4+ years of experience in Standard cell, Please reach out to the Recruiter Deepa Savant to learn more about the job and discuss details. 
Read more
Smart Soc Solutions

at Smart Soc Solutions

6 recruiters
Chandrakanth Gowda
Posted by Chandrakanth Gowda
Bengaluru (Bangalore), Hyderabad, Chennai, Noida
3 - 18 yrs
₹15L - ₹65L / yr
floorplanning
7nm
Responsive Design
Project coordination
Extraction
+4 more
1.Strong background of ASIC Physical Design: Floor planning, P&R, Extraction, IR Drop Analysis, Static Timing and Signal Integrity.                          
2.Hands-on experience on technology nodes like 7nm, 14nm, 10nm.
3.Good knowledge of EDA tools from Synopsys , Cadence and Mentor              
4.Hands-on experience in floor planning, placement optimizations, CTS and routing.                                  
5.Hands-on experience in cadence or Synopsys tool (Encounter, ICC, PT/PTSI, TEMPUS, DC, RC, VOLTAS)
Read more
Young Minds Technology Solutions Pvt Ltd
Venkat Sai Narayan
Posted by Venkat Sai Narayan
Tirupati
0 - 2 yrs
₹1.2L - ₹3L / yr
Very Large Scale Integration (VLSI)
RTL
Verilog
Analog electronics
Application Specific Integrated Circuit (ASIC)
+1 more

Skills/Experience


Experience with complete flows involving timing closure of high speed digital design using scripting languages and design automation.


Has deep knowledge of Xilinx FPGA implementation and tools.


Experience in state of the art tools and flows.


Working knowledge in Verilog and System Verilog.

 Job Requirements

 

Bachelors in Electronics Engineering.

 

Strong knowledge of ASIC and/or FPGA design methodology and should be well versed in front-end design, simulation, and verification CAD tools.

 

Relevant FPGA/ASIC engineering design and verification experience is entertained.

 

Excellent verbal, written and communication skills are required.

 

Excellent follow-through, motivation, and persistence

 

Strong technical judgment and decision making abilities.

 

Knowledge of digital board design and signal integrity principles is a plus.

Read more
MNC

at MNC

Agency job
via CRB Tech Solution by Sneha Bhonde
Bengaluru (Bangalore), Ahmedabad, Noida, NCR (Delhi | Gurgaon | Noida)
6 - 10 yrs
₹1L - ₹10L / yr
Semiconductors
Application Specific Integrated Circuit (ASIC)
Synopsys
Floor Planning
GDS
+1 more

Dear Connections,

Roles & Responsibility:-
Should execute block level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks.

 

Physical Design Implementation on advanced technology nodes like 28nm, 20nm for block level implementation. Good understanding on low power concepts. Good understanding on top level physical design, partitioning and timing constraints, IR Drop.

Candidate should be from semiconductor/'ASIC industry
Excellent knowledge on GDS To Netlift

Read more
Swedium Global Services

at Swedium Global Services

2 recruiters
harshini talla
Posted by harshini talla
SWEDEN, FINLAND
5 - 12 yrs
₹15L - ₹30L / yr
Application Specific Integrated Circuit (ASIC)
VLSI
Verilog
SV
UVM
+1 more
Job description: A strong experience in block design and IP verification within digital ASIC. Good experience in SystemVerilog and UVM Methodology based verification Minimum of 5+ Years of ASIC Verification experience Good command on English both in written and spoken, Swedish language knowledge is an advantage You should have Positive attitude, social skills, a desire to help team members, structured way of working and an eye for quality work. You enjoy working both independently and in a small diverse and you are focused on reaching result on time. The work will be carried out in a cross functional team using Scrum/Agile ways of working Skills Required: Design verification Skills Miscellaneous tasks in connection to the block design Verification planning Verification specification Verification environment (creation/adaptation/maintenance). Verification documentation Test case creation Usage of reference models Constrained random testing Creation of Coverage matrix Experienced in WCDMA, GSM and/or LTE systems.
Read more
Grinntech Motors  Services P Ltd
Puneet Jain
Posted by Puneet Jain
Chennai
3 - 7 yrs
₹5L - ₹10L / yr
Application Specific Integrated Circuit (ASIC)
Internet of Things (IOT)
Arduino
Very Large Scale Integration (VLSI)
Description: Grinntech is looking for Embedded Hardware Engineers to join our growing product development team. Based in Chennai you will be responsible for the delivery of all aspects of electronic hardware design and development including requirements capture, schematic design, PCB design, testing and validation. Duties of the Embedded Hardware Design Engineer: • Specification of electronic hardware • Design & development of electronic hardware • Testing of prototype systems • Supervision of junior engineers • Preparation of all documentation and release of components for manufacture • Liaising with the software team and customers Qualifications required from the Embedded Hardware Engineer: • Degree in Electronic Engineering or similar Essential Skills required from Embedded Hardware Engineer: • Familiar with ARM/PIC32 processor family • Experience with communication protocols like UART, CAN, MODBUS, RS232, Ethernet etc • Experience with SPI, I2C, LIN etc • Experience of Automotive Industry standards and practices • Experience of Automotive EMC standards and issue resolution • Self-motivated, problem solver, good communication skills • Project planning skills • Good level of presentation skills (verbal and written) • Able to work in tight time scales • Strong attention to detail • Good multi-tasking skills Desirable skills required from the Senior Electronics Hardware Engineer: • Knowledge of 8/16/32 bit microcontrollers • Knowledge of design in safety critical environments • Knowledge of ISO 26262 • Experience of high voltage systems About Grinntech: Grinntech is a bootstrapped lithium battery technology company, working at the forefront of electric vehicle revolution in India. Grinntech develops battery pack's electro-mechanical assembly and battery management system technologies for stationary and automotive applications. Major battery manufacturers, accounting for 85% of Indian battery market share and more than USD 5 billion in market cap, are Grinntech's licensee for electric vehicle and grid storage battery technologies.
Read more
Get to hear about interesting companies hiring right now
Company logo
Company logo
Company logo
Company logo
Company logo
Linkedin iconFollow Cutshort
Why apply via Cutshort?
Connect with actual hiring teams and get their fast response. No spam.
Find more jobs
Get to hear about interesting companies hiring right now
Company logo
Company logo
Company logo
Company logo
Company logo
Linkedin iconFollow Cutshort